ECE3411 – Fall 2016 Lecture 3b.

Timers 0, 1 & 2

Marten van Dijk

Department of Electrical & Computer Engineering University of Connecticut Email: marten.van_dijk@uconn.edu

UCONN

Copied from Lecture 3b, ECE3411 – Fall 2015, by Marten van Dijk and Syed Kamran Haider Based on the Atmega328P datasheet and material from Bruce Land's video lectures at Cornel



Timer 0 (Same as Timer 2)

Figure 14-1. 8-bit Timer/Counter Block Diagram



2



Putting It Together: Task Based Programming

```
int TaskTime = 500;
volatile int SWTaskTimer=TaskTime;
ISR(TIMERO COMPA vect)
 if (SWTaskTimer>0) {SWTaskTimer--;}
 ^{\prime} / 1 ms ISR for Timer 0 assuming F_CPU = 1 MHz
void InitTimerO(void)
 TCCR0A |= (1<<WGM01); //Clear on Compare A
 OCR0A = 124; //Set number of ticks for Compare A
 TIMSK0 =2; //Enable Timer 0 Compare A ISR
  TCCROB = 2; //Set Prescalar & Timer 0 starts
```

```
int main(void)
 InitTimerO();
 sei(); // Enable global interrupt
 while(1)
    if (SWTaskTimer == 0)
       Task();
       SWTaskTimer == TaskTime;
 return 0;
```

Example Timer 0

16MHz, 1ms ticks:

```
// 1ms ISR for Timer 0 assuming F_CPU = 16MHz
void InitTimerO(void)
{
    TCCR0A |= (1<<WGM01); //turn on clear-on-match with OCR0A
    OCR0A = 249; //Set the compare register to 250 ticks
    TIMSK0 = (1<<OCIEOA); //Enable Timer 0 Compare A ISR
    TCCR0B = 3; // Set Prescalar to divide by 64 & Timer 0 starts
}
....</pre>
```



Example Timer 2

200 cycle square waveform at PB3 (a first example of PWM):



Note: 1. Refer to Figure 1-1 on page 2, Table 13-3 on page 82 and Table 13-9 on page 88 for Timer/Counter1 pin placement and description.

TCNT1 is 16 bits, a high and low register:

- Need 2 bus cycles to read TCNT1: it reads the lower byte and also copies the higher byte to a special location
- Stores the 8-bit high till you read it, if you do not read it, you will never read a value again
- If you read the high value first and then the low value, timer 1 is frozen
- Use the 16 bit reads built into C

Not drawn: TCNT1 can be captured by register ICR1 clocked of a mux see next slide



TCNT1 Can Be Captured by ICR1

Figure 15-3. Input Capture Unit Block Diagram



Edge change indicates when to capture.

- Caused by an edge change on PBO (if set to input)
- Or by an edge change on Analog Comparator Select bit ACIC in ACSR register indicates which of the two is chosen

Register Description Timer 1

- Control register TCCR1A:
 - Positions 7&6 \rightarrow COM1A (COM1A0 and COM1A1)
 - Positions $5\&4 \rightarrow COM1B$ (COM1B0 and COM1B1)
 - Positions $1\&0 \rightarrow WGM11$ and WGM10 (waveform)
- Control register TCCR1B:
 - Positions $3\&4 \rightarrow WGM13$ and WGM12 (waveform continued)
 - Positions 0,1,2 \rightarrow Prescalar as before
 - Position ICES1=6 \rightarrow Sets input capture edge select:
 - 1 = rising
 - 0 = falling
 - Position ICNC1=7 \rightarrow Sets input capture noise canceler
 - This requires 2 measurements in a row making sure one transmission actually occurred
- Control register TIMSK1:
 - Positions 0,1,2 \rightarrow As before
 - TOIE1 (timer overflow interrupt enable)
 - OCIE1A and OCIE1B (on compare and match interrupt enable)
 - Positions $|C|E| = 5 \rightarrow |$ Interrupt capture interrupt enable

Analog Comparator Output





PIN Assignment

Table 13-9. Port D Pins Alternate Functions

Port Pin	Alternate Function
PD7	AIN1 (Analog Comparator Negative Input) PCINT23 (Pin Change Interrupt 23)
PD6	AIN0 (Analog Comparator Positive Input) OC 0A (Timer/Counter0 Output Co mpare Match A Output) PCINT22 (Pin Change Interrupt 22)
PD5	T1 (Timer/Counter 1 External Counter Input) OC0B (Timer/Counter0 Output Compare Match B Output) PCINT21 (Pin Change Interrupt 21)
PD4	XCK (USART External Clock Input/Output) T0 (Timer/Counter 0 External Counter Input) PCINT20 (Pin Change Interrupt 20)
PD3	INT1 (External Interrupt 1 Input) OC2B (Timer/Counter2 Output Compare Match B Output) PCINT19 (Pin Change Interrupt 19)
PD2	INT0 (External Interrupt 0 Input) PCINT18 (Pin Change Interrupt 18)
PD1	TXD (USART Output Pin) PCINT17 (Pin Change Interrupt 17)
PD0	RXD (USART Input Pin) PCINT16 (Pin Change Interrupt 16)

Register Description Timer 1

22.3.2 ACSR – Analog Comparator Control and Status Register



- Let's program a capture interrupt using the analog comparator
- Need to set register ACSR:
 - Positions 0&1 \rightarrow Interrupt on toggle rise or fall
 - Positions $2\&3 \rightarrow$ Capture and Comparator interrupt enable
 - We want to enable the capture interrupt (not the comparator interrupt)
 - Position 4 \rightarrow Comparator interrupt flag:
 - Is set when this interrupt happens, and
 - clears when a corresponding ISR executes the final (atomic) RETI instruction
 - Position 5 → Records ACO raw comparator output:
 - in real time nanosec by nanosec
 - digital output of the analog comparator (signal ACO)
 - Position 6 → Connects positive input to a bandgap reference (a temperature independent voltage reference circuit)
 - If 1, then (see description datasheet) fixed bandgap reference is used as input to the analog comparator (usually do not want this)
 - Position 7 \rightarrow When switched to 1 the analog comparator is turned off

Example Timer 1

```
void InitTimer1(void)
```

. . . .

//Set up timer1 for full speed and capture an edge on analog comparator pin D.7

```
//Set capture to positive edge; Full counting rate (prescalar set to 1)
TCCR1B = (1<<ICES1) + 1;</pre>
```

```
// Turn on timer1 interrupt-on-capture
TIMSK1 = (1<<ICIE1);</pre>
```

// Set analog comp to connect to timer capture input and turn on the band gap reference on the positive input ACSR = (1<<ACBG) | (1<<ACIC); // Comparator negative input is AIN1 = D.7 DDRD = 0;

Full Picture Timers

3 initialization codes for Timer 0, 1, 2; Timer 0 implements a 1ms software counter

- Timer 2 (at full speed) generates a square waveform, period 200 cycles
- Waveform drives ACO
- Rising edges ACO causes capture interrupts for Timer 1(at full speed)
- Both timers run at full speed and should be synchronized:

```
ISR (TIMER1_CAPT_vect)
{
    // read timer1 input capture register
    T1capture = ICR1;
    // compute time between captures
    period = T1capture - lastT1capture;
    lastT1capture = T1capture;
```

```
ISR (TIMER0_COMPA_vect)
```

```
//Decrement the time if not already zero
if (time1>0) --time1;
```

Full Picture Timers



Labs 3b & 3c

- We will remove delay_ms() from the LCD goto and write data commands
- The assumption is that the task that calls these commands
 - is issued every x ms with x much larger than
 - the combined waiting time over all delay_ms in the LCD commands within the task.
- This implies that this task will not be called while LCD commands are being executed, hence, no multi-threading and our simple solution (without priority queues etc.) should work
- By making the LCD commands non-blocking, other tasks in the main while loop continue without interruption! In a future lab we plan to demonstrate this.