UART: Universal Asynchronous Receiver & Transmitter

Marten van Dijk

Department of Electrical & Computer Engineering
University of Connecticut
Email: marten.van_dijk@uconn.edu




Copied from Lecture 2a, ECE3411 – Fall 2015, by Marten van Dijk and Syed Kamran Haider
Based on the Atmega328P datasheet and material from Bruce Land's video lectures at Cornel




USARTO (Ch. 19 ATmega328P Datasheet)

Figure 19-1. USART Block Diagram⁽¹⁾


- USART = Universal Synchronous and Asynchronous serial Receiver and Transmitter
- Clock generator, Transmitter, Receiver
- Bolted on to the MCU



USART



TX and RX at PORTD



USART

- USART communicates over a 3-wire cable: TX, RX, Gnd
- Designed for a mechanical printer, a long time ago; protocol is slow
- HW allows full-duplex, i.e., HW can transmit and receive at exactly the same time
 - Need interrupt to utilize this in SW
- Baud rate in bits per second: 9600 Bd is approximately 0.1ms per bit
 - This is slow: Therefore, in SW start transmitting a character, then do something else!
 - In theory the Baud rate can be very large (1 Mbit per second) but this can only be realized between MCUs
 - The used cable limits the maximum possible Baud rate
- Per bit the receiving clock makes 4 measurements and they all need to match: All,
 e.g. 10, bits within a frame give 40 measurements that all need to match
 - The Baud rates of the receiving and transmitting devices need to match within 1/40 = 2.5%

UBRROH and UBRROL

Baud rate is translated relative to the system oscillator clock frequency f_OSC to two registers UBRROH and UBRROL, the high and low value of UBRRO which is in the

range [0,4095]

Table 19-1. Equations for Calculating Baud Rate Register Setting

Equation for Calculating Baud

Operating Mode	Equation for Calculating Baud Rate ⁽¹⁾	Equation for Calculating UBRRn Value
Asynchronous Normal mode (U2Xn = 0) 4 samples per bit	$BAUD = \frac{f_{OSC}}{16(UBRRn + 1)}$	$UBRRn = \frac{f_{OSC}}{16BAUD} - 1$
Asynchronous Double Speed mode (U2Xn = 1) 2 samples per bit	$BAUD = \frac{f_{OSC}}{8(UBRRn + 1)}$	$UBRRn = \frac{f_{OSC}}{8BAUD} - 1$
Synchronous Master mode	$BAUD = \frac{f_{OSC}}{2(UBRRn + 1)}$	$UBRRn = \frac{f_{OSC}}{2BAUD} - 1$

UBRROH and UBRROL


19.10.5 UBRRnL and UBRRnH – USART Baud Rate Registers

Bit	15	14	13	12	11	10	9	8	
	_	_	_	_		UBRR	n[11:8]		UBRRnH
				UBRF	Rn[7:0]				UBRRnL
	7	6	5	4	3	2	1	0	
Read/Write	R	R	R	R	R/W	RW	R/W	R/W	
	R/W	R/W	R/W	R/W	R/W	RW	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

Frame Format

To transmit a byte (i.e., one char) we need at least one start bit (receiving clock starts when falling edge is received), 8 data bits, and one stop bit: Total of 10 bits.


Figure 19-4. Frame Formats



- St Start bit, always low.
- (n) Data bits (0 to 8).
- P Parity bit. Can be odd or even.
- Sp Stop bit, always high.
- IDLE No transfers on the communication line (RxDn or TxDn). An IDLE line must be high.

UDRO for Transmission and Receiving

19.10.1 UDRn – USART I/O Data Register n



The USART Transmit Data Buffer Register and USART Receive Data Buffer Registers share the same I/O address referred to as USART Data Register or UDRn. The Transmit Data Buffer Register (TXB) will be the destination for data written to the UDRn Register location. Reading the UDRn Register location will return the contents of the Receive Data Buffer Register (RXB).

(The receive and transmit buffers RXB and TXB are different in HW; in SW their names, i.e. I/O addresses, are the same. The shared name UDRO in read mode means that RXB is read, and UDRO in write mode means that TXB is written. Notice that reading and writing of bits in UDRO can be done simultaneously since they affect different hardware buffers!)

Control register: UCROA

19.10.2 UCSRnA – USART Control and Status Register n A

Bit	7	6	5	4	3	2	1	0	_
	RXCn	TXCn	UDREn	FEn	DORn	UPEn	U2Xn	MPCMn	UCSRnA
Read/Write	R	R/W	R	R	R	R	R/W	R/W	
Initial Value	0	0	1	0	0	0	0	0	

- \blacksquare RXC0: Receive character complete \rightarrow There is something in the receive register worth reading
- TXCO: Transmit character compare → Is set when both entries in the Transmit Shift Register and Transmit Buffer (UDRO) are shifted out → Not very useful
- UDREO: Transmit data empty → Goes high when 1 of the two buffers (see above) is empty → Time to refill
- FEO: Frame error if 4 samples of a bit do not match \rightarrow Detects bad clock rate
- DORO: Data overrun: If a new character is complete and RXCO is still set, implies a lost char → SW did not read often enough


Control register: UCROA

19.10.2 UCSRnA – USART Control and Status Register n A

Bit	7	6	5	4	3	2	1	0	_
	RXCn	TXCn	UDREn	FEn	DORn	UPEn	U2Xn	MPCMn	UCSRnA
Read/Write	R	R/W	R	R	R	R	RW	R/W	•
Initial Value	0	0	1	0	0	0	0	0	

- UPEO: Parity error
- U2X0: Double speed (twice the baud rate) \rightarrow reduces error checking (only 2 samples per bit)
- MPCMO: Multiple processor address mode (can connect more than 2 devices to the line)

Control register: UCSROB



- **RXCIEO:** Receive character complete interrupt enable \rightarrow You can write an ISR for this
- TXCIEO: Enables interrupt for both members in TX queue being empty
- UDRIEO: Enables interrupt if the first of the output pipeline is empty
- RXENO: RX enable \rightarrow Disables D.0 for general I/O (completely overrides any other I/O)
- TXENO: TX enable \rightarrow Disables D.1 for general I/O (completely overrides any other I/O)
- UCSZ02: see next slides

Control register: UCSROC

19.10.4 UCSRnC – USART Control and Status Register n C

Bit	7	6	5	4	3	2	1	0	_
	UMSELn1	UMSELn0	UPMn1	UPMn0	USBSn	UCSZn1	UCSZn0	UCPOLn	UCSRnC
Read/Write	R/W	RW	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	1	1	0	

Bits 7:6 – UMSELn1:0 USART Mode Select

These bits select the mode of operation of the USARTn as shown in Table 19-4.

Table 19-4. UMSELn Bits Settings

UMSELn1	UMSELn0	Mode
0	0	Asynchronous USART
0	1	Synchronous USART
1	0	(Reserved)
1	1	Master SPI (MSPIM) ⁽¹⁾

Control register: UCSROC

Table 19-5. UPMn Bits Settings

UPMn1	UPMn0	Parity Mode
0	0	Disabled
0	1	Reserved
1	0	Enabled, Even Parity
1	1	Enabled, Odd Parity

Table 19-6. USBS Bit Settings

USBSn	Stop Bit(s)
0	1-bit
1	2-bit

Table 19-7. UCSZn Bits Settings

	T		1
UCSZn2	UCSZn1	UCSZn0	Character Size
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	9-bit

Default: Frames of 10 bits.

Table 19-8. UCPOLn Bit Settings

UCPOLn	Transmitted Data Changed (Output of TxDn Pin)	Received Data Sampled (Input on RxDn Pin)
0	Rising XCKn Edge	Falling XCKn Edge
1	Falling XCKn Edge	Rising XCKn Edge

Initialization

```
#define F_CPU 1600000UL
#define BAUD 9600
#define MYUBRR F_CPU/16/BAUD-1
int main()
  UART_Init(MYUBRR);
/* Function Body */
void UART_Init(unsigned int ubrr)
  UBRROH = (unsigned char) (ubrr >> 8);
  UBRROL = (unsigned char) ubrr;
  UCSROB = (1 << RXENO) \mid (1 << TXENO);
```

Transmission (19.6.1 datasheet & vart.c)

```
int uart_putchar(char c, FILE *stream)
  /* Alarm (Beep, Bell) */
  if (c == '\a')
    fputs("*ring*\n", stderr);
    return 0;
  /* Newline is translated into a Carriage Return */
  if (c == '\n') {uart_putchar('\r', stream); return 0;}
  /* In uart.c: loop_until_bit_is_set(UCSROA, UDREO); */
  while (!(UCSROA & (1<<UDREO)));
  UDR0 = c;
  return 0;
```

```
/* avr/io.h implements useful macros besides defining
 * names for bit positions, registers like DDx (or do we
 * use DDRx?) etc.
\#define \_BV(bit) (1 << (bit))
#define bit_is_set(sfr, bit) (_SFR_BYTE(sfr) & _BV(bit))
#define bit_is_clear(sfr, bit) (!(_SFR_BYTE(sfr) & _BV(bit)))
#define loop_until_bit_is_set(sfr, bit)
         do { } while (bit_is_clear(sfr, bit))
#define loop_until_bit_is_clear(sfr, bit)
         do { } while (bit_is_set(sfr, bit))
```

Receiving

- int uart_getchar(FILE *stream) in uart.c is a simple line-editor that allows to delete and re-edit the characters entered, until either CR or NL is entered
- printable characters entered will be echoed using uart_putchar()
 - So you can see the character received by the MCU and you can verify whether the transmission was without error if you recognize the character as the transmitted one (as pressed by the keyboard)
- The core part in uart_getchar is

```
int uart_getchar(FILE *stream)
{
    ...
    while (!(UCSR0A & (1<<RXCO)));
    c = UDR0;
    ...
    uart_putchar(c, stream);
    ...
}</pre>
```

ASCII Table

Dec HxOct Char	Dec	Нх	Oct	Html	Chr	Dec	Нх	Oct	Html	Chr	Dec	Нх	Oct	Html Chr
0 0 000 NUL (null)	32	20	040		Space	64	40	100	a#64;	0	96	60	140	`
l 1 001 SOH (start of heading)	33	21	041	@#33;	!	65	41	101	A	A	97	61	141	۵#97; a
2 2 002 STX (start of text)	34	22	042	 4 ;	rr	66	42	102	B	В	98	62	142	۵#98; b
3 3 003 ETX (end of text)				#		67	43	103	<u>4</u> #67;	С				6#99; C
4 4 004 EOT (end of transmission)				\$					D					∝#100; <mark>d</mark>
5 5 005 ENQ (enquiry)				%					<u>4</u> #69;					e €
6 6 006 ACK (acknowledge)				&					a#70;					f £
7 7 007 BEL (bell)	1			%#39;					G					@#103; g
8 8 010 <mark>BS</mark> (backspace)	40			&# 4 0;					H					۵#104; h
9 9 011 TAB (horizontal tab)	1)					6#73;					۵#105; i
10 A 012 LF (NL line feed, new line)	1			&#42;</td><td></td><td></td><td></td><td></td><td>a#74;</td><td></td><td></td><td></td><td></td><td>4#106; j</td></tr><tr><td>11 B 013 VT (vertical tab)</td><td></td><td></td><td></td><td>&#43;</td><td></td><td></td><td></td><td></td><td>K</td><td></td><td></td><td></td><td></td><td>k k</td></tr><tr><td>12 C 014 FF (NP form feed, new page)</td><td></td><td></td><td></td><td>,</td><td></td><td></td><td></td><td></td><td>L</td><td></td><td></td><td></td><td></td><td>l 1</td></tr><tr><td>13 D 015 CR (carriage return)</td><td></td><td></td><td></td><td>a#45;</td><td></td><td></td><td></td><td></td><td>M</td><td></td><td></td><td></td><td></td><td>m <u>™</u></td></tr><tr><td>14 E 016 SO (shift out)</td><td></td><td></td><td></td><td>a#46;</td><td></td><td></td><td></td><td></td><td>a#78;</td><td></td><td></td><td></td><td></td><td>n n</td></tr><tr><td>15 F 017 SI (shift in)</td><td></td><td></td><td></td><td>6#47;</td><td></td><td></td><td></td><td></td><td>a#79;</td><td></td><td></td><td></td><td></td><td>o 0</td></tr><tr><td>16 10 020 DLE (data link escape)</td><td></td><td></td><td></td><td>6#48;</td><td></td><td></td><td></td><td></td><td>a#80;</td><td></td><td></td><td></td><td></td><td>p p</td></tr><tr><td>17 11 021 DC1 (device control 1)</td><td></td><td></td><td></td><td>a#49;</td><td></td><td></td><td></td><td></td><td>Q</td><td></td><td></td><td></td><td></td><td>q q</td></tr><tr><td>18 12 022 DC2 (device control 2)</td><td></td><td></td><td></td><td>2</td><td></td><td></td><td></td><td></td><td>R</td><td></td><td></td><td></td><td></td><td>r r</td></tr><tr><td>19 13 023 DC3 (device control 3)</td><td></td><td></td><td></td><td>3</td><td></td><td></td><td></td><td></td><td>S</td><td></td><td>I — — —</td><td></td><td></td><td>s 3</td></tr><tr><td>20 14 024 DC4 (device control 4)</td><td></td><td></td><td></td><td>4</td><td></td><td></td><td></td><td></td><td>a#84;</td><td></td><td></td><td></td><td></td><td>t t</td></tr><tr><td>21 15 025 NAK (negative acknowledge)</td><td></td><td></td><td></td><td>6#53;</td><td></td><td></td><td></td><td></td><td>a#85;</td><td></td><td></td><td></td><td></td><td>u u</td></tr><tr><td>22 16 026 SYN (synchronous idle)</td><td></td><td></td><td></td><td>6#54;</td><td></td><td></td><td></td><td></td><td>V</td><td></td><td></td><td></td><td></td><td>v ♥</td></tr><tr><td>23 17 027 ETB (end of trans. block)</td><td></td><td></td><td></td><td>6#55;</td><td></td><td></td><td></td><td></td><td>a#87;</td><td></td><td></td><td></td><td></td><td>w ₩</td></tr><tr><td>24 18 030 CAN (cancel)</td><td></td><td></td><td></td><td>8 9</td><td></td><td></td><td></td><td></td><td>X Y</td><td></td><td></td><td></td><td></td><td>x X y Y</td></tr><tr><td>25 19 031 EM (end of medium)</td><td></td><td></td><td></td><td>a#58;</td><td></td><td></td><td></td><td></td><td>6#90;</td><td></td><td></td><td></td><td></td><td>%#121; Y z Z</td></tr><tr><td>26 1A 032 SUB (substitute) 27 1B 033 ESC (escape)</td><td></td><td></td><td></td><td>6#59;</td><td></td><td></td><td></td><td></td><td>6#90;</td><td></td><td></td><td></td><td></td><td>%#122; 2 { {</td></tr><tr><td></td><td></td><td></td><td></td><td>6#60;</td><td></td><td>ı</td><td></td><td></td><td>6#92;</td><td></td><td></td><td></td><td></td><td>%#123; { </td></tr><tr><td>28 1C 034 FS (file separator) 29 1D 035 GS (group separator)</td><td></td><td></td><td></td><td>«#60;</td><td></td><td></td><td></td><td></td><td>@#94;</td><td></td><td></td><td></td><td></td><td>%#124; %#125; }</td></tr><tr><td>30 1E 036 RS (record separator)</td><td>1</td><td></td><td></td><td>«#62;</td><td></td><td>ı</td><td></td><td></td><td>%#94;</td><td>_</td><td></td><td></td><td></td><td>%#125; / ~ ~</td></tr><tr><td>31 1F 037 US (unit separator)</td><td></td><td></td><td></td><td>«#63;</td><td></td><td></td><td></td><td></td><td>6#95;</td><td></td><td></td><td></td><td></td><td>x DE</td></tr><tr><td>of it out on (whic separacol)</td><td>1 03</td><td>Эľ</td><td>0//</td><td>ωπ00,</td><td>-</td><td>1 23</td><td>Эr</td><td>137</td><td></td><td>_</td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>5</td><td>ourc</td><td>e: W</td><td>74W.</td><td>LOOK</td><td>upTables.coi</td></tr></tbody></table>										

Using uart.c

```
#include "uart.h"
FILE uart_str = FDEV_SETUP_STREAM(uart_putchar, uart_getchar, _FDEV_SETUP_RW);
• • •
int main(void)
                                      // Initialize UART
 uart_init();
 stdout = stdin = stderr = &uart_str; // Set File outputs to point to UART stream
  // Can use fprintf and fscanf anywhere: here or in subroutines
 return 0;
```