













Von Neumann machine /architecture	
<ul> <li>Memory viewed as a long continuous column of memory cells</li> </ul>	
<ul> <li>No principal difference between data and instructions</li> </ul>	
<ul> <li>No difference between different data types</li> </ul>	
<ul> <li>Common physical storage for instructions and data</li> </ul>	
Harvard architecture	
<ul> <li>Principal difference between data and instructions</li> </ul>	
<ul> <li>Physically separate memories and busses for data and instructions</li> </ul>	
<ul> <li>May have different word length for data and instructions</li> </ul>	
Hybrid architecture	
• Harvard architecture between CPU and cache memory	
I have a factor between between CPU and main memory	









































ECE3411 – Fall 2017 Lettob Review Session Marten van Dijk Department of Electrical & Computer Engineering University of Connecticut Email: marten.van\_dijk@uconn.edu









		1	<b>DU</b>	Noi	se R	edu	ictio	n			
9.11.1	SMCR – Sleer	Mode Contro	I Regist	er	50 N						
	The Sleep Mode Control Register contains control bits for power management.										
		Bit	7	6	5	4	3	2	1	0	
		0x33 (0x53)	_	-	-	-	SM2	SM1	SM0	SE	SMCR
		Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	
	Table 9-2. SM2	Sleep Mode S	Select	SM0	Sleep	Mode					
	0	0		0	Idle						
	0	0		1		oise Red	uction				
	0	1		0	Power-	down					
	0	1		1	Power-	save					
	1	0		0	Reserv	ed					
	1	0		1	Reserv	ed					
	1	1		0	Standb	y <sup>(1)</sup>					
	1	1		1	Extern	al Standh	A(1)				





# <section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>



11



Static Scheduling Schemes

- Round-robin scheduling
- Rate-monotonic scheduling
- Deadline-monotonic scheduling
- Shortest Remaining Time First

**Dynamic Scheduling Schemes** 

- Earliest deadline first scheduling
- Least slack time scheduling



















Department of Electrical and Computing Engineering

### UNIVERSITY OF CONNECTICUT

# ECE 3411 Microprocessor Application Lab: Fall 2017 Problem Set A6

There are 5 questions in this problem set. Answer each question according to the instructions given in at least 3 sentences on own words.

If you find a question ambiguous, be sure to write down any assumptions you make. **Be neat and legible.** If we can't understand your answer, we can't give you credit!

Any form of communication with other students is considered cheating and will merit an F as final grade in the course.

SUBMIT YOUR ANSWERS IN A HARDCOPY FORMAT.

Do not write in the box below

1 (x/6)	2 (x/30)	3 (x/30)	4 (x/24)	5 (x/10)	Total (xx/100)

Name:

**Student ID:** 

**1. [6 points]:** Answer the following questions:

a. What is the purpose of so called *wait states* in external parallel bus interface of a processor?

**b.** The ARM Cortex-M features a Harvard architecture. What does that mean and what performance advantages are associated with this architecture?

**2.** [30 points]: You need to implement a simple controller to monitor the altitude of an RC airplane in flight. The altitude is measured by an on-board altitude sensor that supports a standard SPI slave interface (refer to Figure 1).

The sensor provides an 8-bit value between 0 and 255 which linearly corresponds to an altitude of 0 to 1020 feet respectively.



Figure 1: Hardware configuration of the controller.

The MCU needs to read the sensor data over SPI strictly every 10 milliseconds. This data is stored in a global variable called altitude, and used in the following two tasks which are already implemented in a library:

- void Altitude\_Monitor(void)
  - This task monitors safety critical events related to the altitude.
  - It needs to execute every 10 milliseconds, immediately once the new SPI data is received.
  - It takes negligible time to execute on the MCU.
  - It is a high priority task and it must not be interrupted by any other task.
- void Altitude\_Display(void)
  - This task displays the current altitude on LCD screen.
  - It needs to execute every 1 second.
  - It takes tens of milliseconds to execute on the MCU.
  - It is a low priority task and it must be interruptable by other high priority tasks.

A. System level design choices: Answer the following questions:

**a.** Why or why not the specifications/properties of task Altitude\_Monitor() will be violated if:

- This task is called inside the main function.
- This task is called inside an ISR.

Explain your answer.

**b.** Why or why not the specifications/properties of task Altitude\_Display() will be violated if:

- This task is called inside the main function.
- This task is called inside an ISR.

Explain your answer.

**B. Displaying the altitude:** Given that the CPU clock frequency is 16.384 MHz (i.e. 16384000 Hz), use *task based programming* approach to call Altitude\_Display() task every 1 second using **only** Timer2.

```
/* Assume all necessary header files are included */
/* Declare & initialize your variables here */
```

```
int main(void)
{
    /* Assume any initialization for Altitude_Display() is already done */
    /* Perform Timer2 initializations here */
```

```
sei(); // Enable Global Interrupts
while(1)
{
    /* Your code here */
} /* End of main() */
/* Timer 2 ISR: write the ISR code */
ISR(TIMER2_COMPA_vect)
{
} /* End of Timer2 ISR */
```

**C. Reading and monitoring the altitude:** Given that the CPU clock frequency is 16.384 MHz (i.e. 16384000 Hz), extend the code of Part B such that:

- The MCU reads the sensor data over SPI every 10 milliseconds.
- The task Altitude\_Monitor() is called every 10 milliseconds such that, while it is executing, it is not interruptable by any other task.

Notice that you may use only Timer2.

```
/* Assume all necessary header files are included */
/* Declare your variables here */
volatile uint8_t altitude; // Store the received sensor data in this variable.
```

```
int main(void)
{
    // Set SS, MOSI and SCK output, MISO input
    DDRB |= (1<<DDB2)|(1<DDB3)|(1<DDB5);
    /* Perform all Timer2 related initializations here */
    /* You may simply write ''Copied Over from Part B'' or
    write new code here to match new requirements */
    /* Perform SPI Initializations here, enable interrupt */
    sei();    // Enable Global Interrupts
    while(1)
    {
</pre>
```

```
/* You may simply write ''Copied Over from Part B'' or
write new code here to match new requirements */
```

```
}
} /* End of main() */
```

```
/* Timer 2 ISR: write the ISR code */
ISR(TIMER2_COMPA_vect)
{
    /* Manage Software counter */
    /* Start SPI transmission */
} /* Start SPI transmission */
} /* End of Timer2 ISR */
/* SPI ISR: Write the ISR code */
ISR(SPI_STC_vect)
{
    /* Process the sensor data received over SPI */
```

} /\* End of SPI ISR \*/

**3. [30 points]:** You need to implement a simple controller to steer an RC airplane in flight. The airplane can be turned towards left/right or it can fly straight based on the positions of two ailerons, one on each wing, as shown in Figure 2.



Figure 2: Aileron positions and airplane's direction of motion.

Each aileron is controlled by a servo motor that requires a PWM signal of 62.5Hz. The position of the aileron is controlled by the duty cycle of the PWM signal as specified in the following table.

Aileron Position	<b>PWM Frequency (Hz)</b>	PWM Period (ms)	PWM Duty Cycle (ms)
Aileron Down	62.5 Hz	16ms	1.25ms
Aileron Centered	62.5 Hz	16ms	1.50ms
Aileron Up	62.5 Hz	16ms	1.75ms

Two push switches SW0 and SW1, connected to external interrupts INT0 and INT1 respectively, are used to control the direction of the airplane motion according to a finite state machine (FSM) shown in Figure 3. Upon startup, the system is in STRAIGHT state. When SW0 or SW1 is pushed once, the system goes to RIGHT or LEFT state respectively, and the airplane turns right or left by manipulating the ailerons according to the Figure 2.



Figure 3: FSM of airplane steering controller.

The hardware configuration of ATmega328P based controller is shown in the figure below.



Figure 4: Hardware configuration of the controller.

The following code snippet provides the necessary layout and definitions.

```
#define F_CPU 16384000UL
                                 // CPU runs on 16.384 MHz
#include <avr/io.h>
#include <inttypes.h>
#include <avr/interrupt.h>
// Definitions for State Machine
#define STRAIGHT
                     0
#define RIGHT
                     1
                     2
#define LEFT
volatile uint8_t Current_State = STRAIGHT;
// Definitions for PWM
volatile uint8_t left_duty_cycle;
volatile uint8_t right_duty_cycle;
/* Main Function */
int main(void)
{
                              // Configure PWM related Timer & Signals
    initialize_PWMs();
    initialize_Switches();
                              // Configure External Interrupts
    sei();
                               // Enable Global Interrupts
    while(1);
                               // Nothing to do.
}
```

Initials:

### A. Initializing Timer0 and PWMs:

Given that the CPU clock frequency is 16.384 MHz (i.e. 16384000 Hz), you need to generate two 62.5Hz PWM signals for the right and left servo on PD6 and PD5 respectively (as shown in Figure 4), using **only** Timer0.

For this purpose, both channel A and B of TimerO need to generate a PWM signal each for each wing. Therefore, in order to synchronize the duty cycle updates for both, we require you to use **only one** TimerO ISR to reload the duty cycle values stored in variables left\_duty\_cycle and right\_duty\_cycle into TimerO register(s). Which ISR should it be?

- (a) TIMER0\_COMPA\_vect
- (b) TIMER0\_COMPB\_vect
- (c) TIMER0\_OVF\_vect

Complete the function initialize\_PWMs() by properly initializing Timer0 for this purpose, and by also configuring the PWM pins as necessary. Notice that as soon as this function is executed, the PWMs signals will start driving the servos. Therefore you need to configure the initial duty cycle of both PWMs to be 1.50ms for centered position.

```
initialize_PWMs()
{
    /* Configure Timer0 & pins for generating two PWMs here */
```

```
} */ End of initialize_PWMs() */
```

### **B.** Configuring External Interrupts:

The switches SW0 and SW1 are connected to INT0 and INT1 as shown in Figure 4. Assume that these switches are hardware debounced (i.e. no software debouncing is needed).

Complete the function initialize\_Switches() by configuring the external interrupts (INT0 and INT1) properly. While configuring, keep in mind what logic value will be passed to the interrupt pin if the corresponding switch is pushed (refer to Figure 4).

initialize\_Switches()

{

/\* Configure INT0 and INT1 here \*/

} \*/ End of initialize\_Switches() \*/

### C. Implementing the controller FSM:

Assuming that SW0 and SW1 are hardware debounced (i.e. no software debouncing is needed), implement the controller FSM from Figure 3 inside INT0 and INT1 ISRs. In each of the states, modify the duty cycle variables left\_duty\_cycle and right\_duty\_cycle accordingly. We assume that these duty cycle values are used to program the PWM duty cycles in the ISR indicated in Part A which we do not ask you to program.

Hint: It would be useful to split the FSM from Figure 3 into two FSMs, one for each input switch.

```
// External Interrupt INT0 ISR
ISR(INT0_vect)
{
    /* Complete the FSM here */
    switch (Current_State)
    {
        case LEFT:
```

break;

case STRAIGHT:

break;

case RIGHT:

```
break;
}
} /* End of ISR(INT0_vect) */
Initials:
```

```
// External Interrupt INT1 ISR
ISR(INT1_vect)
{
    /* Complete the FSM here */
    switch (Current_State)
    {
        case LEFT:
```

break;

case STRAIGHT:

break;

case RIGHT:

break;

}

} /\* End of ISR(INT1\_vect) \*/

Initials:

**4. [24 points]:** You need to design an AVR-based system that includes four external devices in its address space:

- Two SRAMs of size 16 kilobytes each (i.e. 2<sup>14</sup> unique addresses) for data storage, having the following control signals:
  - $\overline{WE}$ : Write Enable (Active Low).
  - $\overline{OE}$ : Output Enable (Active Low).
  - $\overline{CE}$ : Chip Enable (Active Low).
- Two 8-bit latches to drive digital outputs for 16 LEDs.
  - *LE*: Latch Enable (Active High).
  - $\overline{OE}$ : Output Enable (Active Low).

The system should be based on a MCU of the type Atmel AVR ATmega162 (shown in Figure 5).

(OC0/T0) PB0	1	40	VCC
(OC1/T1) PB1	2	39	PA0 (AD0/PCINT0)
(RXD1/AINO) PB2	3	38	PA1 (AD1/PCINT1)
(TXD1/AIN1) PB3	4	37	PA2 (AD2/PCINT2)
( <u>SS</u> /OC3B) PB4	5	36	PA3 (AD3/PCINT3)
(MOSI) PB5	6	35	PA4 (AD4/PCINT4)
(MISO) PB6	7	34	PA5 (AD5/PCINT5)
(SCK) PB7	8	33	PA6 (AD6/PCINT6)
RESET	9	32	PA7 (AD7/PCINT7)
(RXD0) PD0	10	31	PEO (ICP1/INT2)
(TXD0) PD1	11	30	PE1 (ALE)
(INT0/XCK1) PD2	12	29	PE2 (OC1B)
(INT1/ICP3) PD3	13	28	PC7 (A15/TDI/PCINT15)
(TOSC1/XCK0/OC3A) PD4	14	27	PC6 (A14/TDO/PCINT14)
(OC1A/TOSC2) PD5	15	26	PC5 (A13/TMSI/PCINT13)
(WR) PD6	16	25	PC4 (A12/TCK/PCINT12)
(RD) PD7	17	24	PC3 (A11/PCINT11)
XTAL2	18	23	PC2 (A10/PCINT10)
XTAL1	19	22	PC1 (A9/PCINT9)
GND	20	21	PC0 (A8/PCINT8)

### ATmega162

Figure 5: ATmega162 Pin Configuration.

By completing the subsections A and B, design an interface between the ATmega162 and the external devices needed for this system.

### A. Address Mapping & Decoding: (10 points)

Explain how you will organize the address space of the system and its associated decoding logic (remember that the lower 1280 addresses of ATmega162 are reserved).

Show your calculations/methodology and design the address decoding logic.

### **B.** Overall System Interconnects: (14 points)

Draw a detailed schematic of the system which shows the interconnection of components/chips (details may be limited to main signal lines/paths). Specify and draw chips, circuits and signals that you may find necessary to include.



**5. [10 points]:** Can you shortly describe what you have learned and feel confident about using in the future?

# End of Problem Set













ATMega 328P Pin Assignment							
	Pin #	Pin Name	Port Name	Ext Circuit			
	19, 22~29	ADC	PC0~5	ADC input			
	30, 31	USART	PD0, PO1	XBEE			
18         AUCC         PC(ADC1)         24         SENSOR_L/SH_RXT           4         VCC         PC2(ADC2)         25         SENSOR_2           4         VCC         PC3(ADC2)         26         SENSOR_3	32, 2	L_CTRL_1/2	PD2, PD4	Left Motor			
UCC PC4(ADC/4/SDh) 28 EEISINDE_6 PC5(ADC5/SCL) 28 EEISINDE_6 AREF ADC5 22 EEISINDE_6 ADC7 22 EEISINDE_6 ADC7 22 EEISINDE_6	1,13~15	SERVO_1/2/3/4	PD3, PB1, PB2, PB3				
PB6(XTAL1/T0SC1) PD1(TXD)     P1(TXD)     P1(TXD)	9~10	PWML/R	PD5, PD6				
PD4CXCK/TB)         2         C_CTPL_2           Y1         PD8C(1)         9         PII/IL           16/IHz         PD6(6)(N0)         10         PII/IL	11~12	R_CTRL_1/2	PD7, PBO	<b>Right</b> Motor			
PD7(AINI) 11 (P_CTRL_1) PB0(ICP) 12 (P_CTRL_2)	29	RESET	PC6				
21         A6ND         PB1:0C1(A)         1:3         SERV0_2           3         GND         PB3:01051/022)         1:4         SERV0_3           5         GND         PB3:01051/022)         1:5         SERV0_4/nost	7,8	CLK	PB6, PB7				
GND PB4(HISO) PB5(SCK)	18, 4, 6	AVCC, VCC					
	21, 3, 5	AGND, GND					
	20	AREF					
	16, 17	MISO, SCK	PB4, PB5	6PIN ISP			







# Task 1b: Controlling Motors

- Generate the correct command for your motors.
  - Test clockwise and counter-clockwise rotation.
  - Test stop command.
- Generate a PWM signal to control the speed of your motors.

## Task 1c: Integration

- Use the data from three sensors to adjust the speed and direction of two motors.
- Test your simple line follower.

12

11



