ECE3411 – Fall 2017 Lec 4a. ADC: Analog to Digital Conversion Marten van Dijk Department of Electrical & Computer Engineering University of Connecticut Email: marten.van_dijk@uconn.edu Copied from Lecture 5a, ECE3411 – Fall 2015, by Marten van Dijk and Syed Kamran Haider















 Takes 13 cycles Figure 23-5. ADC Timing Diagram, Single Conversion One Conversion One Conversion (1 2 3 4 5 6 7 8 9 10 11 12 13 (2) 	Next Conversion
One Conversion	Next Conversion
Cycle Number 1 2 3 4 5 6 7 8 9 10 11 12 13	<
	1 2 3
ADSC	
ADIF I I	1
арсн ////////////////////////////////////	Sign and MSB of Result
ADCL ADCL Sample & Hold Conversion Complete	MUX and REFS

A	ccuracy
 Capacitor in S&H leaks and can there There exists a minimum sample speed/frequencies 	-
 Conversion logic takes time, so we can 	nnot sample too fast
There exists a maximum sample speed/free	juency
 The faster you sample, you get a smaller nu cannot completely finish) 	mber of accurate output bits (since the binary search
kHz and 200 kHz to get maximum resolu	circuitry requires an input clock frequency between 50 tion. If a lower resolution than 10 bits is needed, the igher than 200 kHz to get a higher sample rate.
 Noise: MCU produces up to 150mV li electrical field, etc. 	ne noise, there are other sources such as
• Use capacitances close to the CPU to eliminate	ate most of the inductance

ADPS2	ADPS1	ADPS0	Division Factor	
0	0	0	2	-
0	0	1	2	-
0	1	0	4	1
0	1	1	8	
1	0	0	16	
1	0	1	32	
1	1	0	64	
1	1	1	128	
To compl Gives 10 CPU close	lete the bind) bits uncalil	ary search take brated accuracy t twice as fast a	Hz/128 = 125000 (between 56 s 13 cycles = 13/125000 = 10 y at a linear scale to Vref s the ADC's acceptable frequen)4 micro seconds

ADMU	X - ADC Multip	plexer Selecti	on Regi	ister						
	Bit	7	6	5	4	3	2	1	0	
	(0x7C)	REFS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0	ADMUX
	Read/W		R/W 0	R/W 0	R 0	R/W 0	R/W 0	R/W 0	R/W 0	
Table 23-	. Voltage Re	value 0 eference Sele	ctions fo	or ADC					242	
Table 23-	-								200	7
-	REFS0 Vol	eference Sele	e Select	ion						
REFS1	REFS0 Vol	eference Sele Itage Reference	e Select _f turned o	t ion off	F pin					
REFS1	REFS0 Vol 0 ARI 1 AV	eference Sele Itage Reference REF, Internal V _{re}	e Select _f turned o	t ion off	F pin					



		Rυ		/AI	JU	A	ν	νu	IUI	ισu	131	UI 3
				'				-		- J		
23.9.1	ADMUX - A	ADC Multip	lexer S	election	n Regis	ster						
		Bit		7	6	5	4	3	2	1	0	
		(0x7C)		REFS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0	ADMUX
		Read/W	rite	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	
		Initial Va	alue	0	0	0	0	0	0	0	0	
23.9.3.1	ADLAR = 0	Bit (0x79)	15	14	13	12	11	10	9 ADC9	8		
										ADC8	ADCH	If $\Delta D \mid \Delta R$ is set to 0
		(0x78)	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC8	ADCH	If ADLAR is set to 0,
		A10005750	7	6	5	4	3	ADC2 2	ADC1	ADC0 0		- read ADCL for low order bits,
		(0x78) Read/Write	7 R	6 R	5 R	4 R	3 R	ADC2 2 R	ADC1 1 R	ADC0 0 R		•
		Read/Write	7 R R	6 R R	5 R R	4 R R	3 R R	ADC2 2 R R	ADC1 1 R R	ADC0 0 R R		- read ADCL for low order bits,
		A10005750	7 R	6 R	5 R	4 R	3 R	ADC2 2 R	ADC1 1 R	ADC0 0 R		 read ADCL for low order bits, until ADCH is read the ADC is
23.9.3.2	ADLAR = 1	Read/Write	7 R R 0	6 R R 0	5 R R 0	4 R R 0	3 R R 0	ADC2 2 R R 0	ADC1 1 R R 0	ADC0 0 R R 0		 read ADCL for low order bits, until ADCH is read the ADC is
23.9.3.2	ADLAR = 1	Read/Write	7 R R 0	6 R R 0	5 R R 0	4 R R 0	3 R R 0	ADC2 2 R 0 0	ADC1 1 R R 0	ADC0 0 R 0 0	ADCL	 read ADCL for low order bits, until ADCH is read the ADC is locked out
23.9.3.2	ADLAR = 1	Read/Write Initial Value Bit (0x79)	7 R 0 0 15 ADC9	6 R 0 0 14 ADC8	5 R R 0 0	4 R 0 0 12 ADC6	3 R 0 0 11 ADC5	ADC2 2 R 0 0 10 ADC4	ADC1 1 R 0 0	ADC0 0 R 0 0 0 8 ADC2	ADCL	read ADCL for low order bits,until ADCH is read the ADC is
23.9.3.2	ADLAR = 1	Read/Write Initial Value Bit	7 R 0 0	6 R 0 0 14 ADC8 ADC0	5 R 0 0 13 ADC7 -	4 R 0 0 12 ADC6 -	3 R 0 0 11 ADC5 -	ADC2 2 R 0 0 0 10 ADC4 -	ADC1 1 R 0 0 0 9 ADC3 -	ADC0 0 R 0 0 0 8 ADC2 -	ADCL	 read ADCL for low order bits, until ADCH is read the ADC is locked out
23.9.3.2	ADLAR = 1	Read/Write Initial Value Bit (0x79) (0x78)	7 R 0 0 15 ADC9 ADC1 7	6 R 0 0 14 ADC8 ADC0 6	5 R 0 0 13 ADC7 5	4 R 0 0 12 12 ADC6 - 4	3 R 0 0 11 ADC5 - 3	ADC2 2 R R 0 0 0 10 ADC4 - 2	ADC1 1 R 0 0 9 ADC3 - 1	ADC0 0 R 0 0 0 8 ADC2 - 0	ADCL	 read ADCL for low order bits, until ADCH is read the ADC is locked out For 8-bit conversion, set
23.9.3.2	ADLAR = 1	Read/Write Initial Value Bit (0x79)	7 R 0 0 15 ADC9	6 R 0 0 14 ADC8 ADC0	5 R 0 0 13 ADC7 -	4 R 0 0 12 ADC6 -	3 R 0 0 11 ADC5 - 3 R	ADC2 2 R 0 0 0 10 ADC4 -	ADC1 1 R 0 0 0 9 ADC3 -	ADC0 0 R 0 0 0 8 ADC2 -	ADCL	 read ADCL for low order bits, until ADCH is read the ADC is locked out For 8-bit conversion, set
23.9.3.2	ADLAR = 1	Read/Write Initial Value Bit (0x79) (0x78)	7 R 0 0 15 ADC9 ADC1 7 R	6 R 0 0 14 ADC8 ADC0 6 R	5 R 0 0 13 ADC7 - 5 R	4 R 0 0 12 ADC6 - 4 R	3 R 0 0 11 ADC5 - 3	ADC2 2 R R 0 0 0 10 10 ADC4 - 2 R	ADC1 1 R 0 0 9 ADC3 - 1 R	ADC0 0 R 0 0 0 8 ADC2 - 0 R	ADCL	 read ADCL for low order bits, until ADCH is read the ADC is locked out For 8-bit conversion, set













Conversion needs to finish

Conversion needs to finish before the next conversion is called

- Use a print statement
- Delay functionality (of at least 104us)
- while (!(ADCSRA & (1<<ADSC) == 0)) { }</pre>
 - The most efficient solution

 ECE3411 - Fall 2017

 Lab 4a.

 PWM: Pulse Width Modulation

 Marten van Dijk

 Department of Electrical & Computer Engineering University of Connecticut Email: marten.van_dijk@uconn.edu

 Copied from Lab 5a, ECE3411 - Fall 2015, by Marten van Dijk and Syed Kamran Haider







<section-header><text><list-item><list-item><list-item><list-item><text><text><text><text>



ECE3411 – Fall 2017 Lec 4b. ADC: Analog to Digital Conversion Marten van Dijk Department of Electrical & Computer Engineering University of Connecticut Email: marten.van_dijk@uconn.edu Copied from Lecture 5b, ECE3411 – Fall 2015, by Marten van Dijk and Syed Kamran Haider

ADC Noise Canceler								
23.6	ADC Noise Cancele	r						
	induce	DC features a noise canceler that enables conversion during sleep mode to reduce noise d from the CPU core and other I/O peripherals. The noise canceler can be used with ADC Reduction and Idle mode. To make use of this feature, the following procedure should be						
	a.	Make sure that the ADC is enabled and is not busy converting. Single Conversion mode must be selected and the ADC conversion complete interrupt must be enabled.						
	b.	Enter ADC Noise Reduction mode (or Idle mode). The ADC will start a conversion once the CPU has been halted.						
	c.	If no other interrupts occur before the ADC conversion completes, the ADC interrupt will wake up the CPU and execute the ADC Conversion Complete interrupt routine. If another interrupt wakes up the CPU before the ADC conversion is complete, that interrupt will be executed, and an ADC Conversion Complete interrupt request will be generated when the ADC conversion completes. The CPU will remain in active mode until a new sleep command is executed.						
		at the ADC will not be automatically turned off when entering other sleep modes than Idle						
		and ADC Noise Reduction mode. The user is advised to write zero to ADEN before enter- th sleep modes to avoid excessive power consumption.						

ADC Noise Reduction Mode = ADC Sleep Mode Enable sleep mode; Start conversion by calling sleep_cpu(); MCU will be sleeping except for the conversion Set ADC interrupt and write ISR All timers stop when you use ADC sleep; only ADC, timer 2, and interrupts stay running Do something wrong here and it may sleep forever Always double check register settings and ISRs ..

							•	Nod							
Table 9-1. Ac	_							e Differen							
	A	ctive C	Clock E	omain	S	Oscil		Wake-up Sources							
Sleep Mode	cik _{CPU}	clk _{FLASH}	clk _{i0}	clk _{ADC}	clk _{ASY}	Main Clock Source Enabled	Timer Oscillator Enabled	INT1, INT0 and Pin Change	TWI Address Match	Timer2	SPM/EEPROM Ready	ADC	WDT	Other I/O	Software BOD Disable
Idle			X	X	X	х	X ⁽²⁾	X	Х	X	х	X	Х	х	
ADC Noise Reduction				×	×	x	X ⁽²⁾	X ⁽³⁾	x	X ⁽²⁾	x	x	х		
Power-down								X ⁽³⁾	X				х		x
Power-save					X		X ⁽²⁾	X ⁽³⁾	X	X			х		X
Standby ⁽¹⁾						Х		X ⁽³⁾	X				х		×
Extended Standby					X ⁽²⁾	х	X ⁽²⁾	X ⁽³⁾	x	x			х		x

































Solutions

- Answer with "never", "sometimes", or "always", whether the execution times (measured in micro seconds) of the following procedures are added into busy (explain your answers):
- ISR(TIMER0_COMPA_vect)

Sometimes:

- The ADC task is executed approximately every 400 ms and executes in less than 200 ms.
- So, there is always a significant number of ms during which the while loop does not execute the code within the if statement.
- During this "idle" time the timer ISR is called every ms but its execution time is not added into busy.
- During the time that the ADC task is executed the timer ISR will also be called and executed. These
 execution times do get added into busy.











 ECE3411 - Fall 2017

 Lab 4b.

 ADC: Analog to Digital Conversion

 Marten van Dijk

 Department of Electrical & Computer Engineering University of Connecticut Email: marten.van_dijk@uconn.edu

 Copied from Lab 5b, ECE3411 - Fall 2015, by Marten van Dijk and Syed Kamran Haider



<section-header><text><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>





Open Questions in Task3

Task3 leaves some open questions:

- How often do you measure? And when do you measure? E.g., you may want to wait say 1 ms after each print statement to the terminal and LCD screen such that the print buffers are emptied before the next ADC conversion.
- How do you average if some of your ADC conversions are closer together in time than others?

Pick your solution and explain its accuracy and what you could do in future versions to improve the result.



ECE3411 - Fall 2017 Let 4. **EPPROM BUDDEND Marten van Dijk** Department of Electrical & Computer Engineering University of Connecticut Email: marten.van_dijk@uconn.edu Copied from Lecture 5c, ECE3411 - Fall 2015, by Marten van Dijk and Syed Kamran Haider

EEPROM: Electrically Erasable Programmable ROM

7.4 EEPROM Data Memory

The ATmega48PA/88PA/168PA/328P contains 256/512/512/1K bytes of data EEPROM memory. It is organized as a separate data space, in which single bytes can be read and written. The EEPROM has an endurance of at least 100,000 write/erase cycles. The access between the EEPROM and the CPU is described in the following, specifying the EEPROM Address Registers, the EEPROM Data Register, and the EEPROM Control Register.

"Memory Programming" on page 294 contains a detailed description on EEPROM Programming in SPI or Parallel Programming mode.

You should not access EEPROM in main in a loop, otherwise, it will not exist any more !

EEPROM reads in 2 cycles and writes in about 100 cycles Flash (program + optional read only data): read in 2 cycles RAM: read+write in 1 cycle each

Data in EEPROM remains even if you pull the chip out of the board or turn power on and off







	EEPROM is	PMn will be ignor busy programmin M Mode Bits	ed. During reset, the EEPMn bits will be reset to 0b00 ng.	One can do sequential writes before an erasure:
EEPM1	EEPM0	Programming Time	Operation	• During a write one can only flip bits from 0 to 1
0	0	3.4 ms	Erase and Write in one operation (Atomic Operation)	 If a bit needs to flip from a
0	1	1.8 ms	Erase Only	to 0, an erasure is required before doing a write
1	0	1.8 ms	Write Only	 Hence, sequential writes may
1	1	-	Reserved for future use	be possible if only 0 to 1 bit
Writing EE EERIE to z rupt when I • Bit 2 – E The EEMP When EEM	RIE to one of tero disables EEPE is clear EEMPE: EEP E bit detern IPE is set, s	s the interrupt. Th ared. The interrup PROM Master Wr nines whether se etting EEPE withi	ROM Ready Interrupt if the I bit in SREG is set. Writing e EEPROM Ready interrupt generates a constant inter- t will not be generated during EEPROM write or SPM.	 flips need to be written The lifetime of an eeprom bi is about 100.000 0 →1 writ and 1→0 erasure cycles So, if sequential writes befor an erasure are possible, the lifetime of eeprom is not unnecessarily shortened

EEPROM Bit 1 – EEPE: EEPROM Write Enable The EEPROM Write Enable Signal EEPE is the write strobe to the EEPROM. When address and data are correctly set up, the EEPE bit must be written to one to write the value into the EEPROM. The EEMPE bit must be written to one before a logical one is written to EEPE, otherwise no EEPROM write takes place. The following procedure should be followed when writing the EEPROM (the order of steps 3 and 4 is not essential): 1. Wait until EEPE becomes zero. 2. Wait until SELFPRGEN in SPMCSR becomes zero. 3. Write new EEPROM address to EEAR (optional). 4. Write new EEPROM data to EEDR (optional). 5. Write a logical one to the EEMPE bit while writing a zero to EEPE in EECR. 6. Within four clock cycles after setting EEMPE, write a logical one to EEPE. The EEPROM can not be programmed during a CPU write to the Flash memory. The software must check that the Flash programming is completed before initiating a new EEPROM write. Step 2 is only relevant if the software contains a Boot Loader allowing the CPU to program the Flash. If the Flash is never being updated by the CPU, step 2 can be omitted. See "Boot Loader Support - Read-While-Write Self-Programming, ATmega88PA, ATmega168PA and ATmega328P" on page 277 for details about Boot programming. Caution: An interrupt between step 5 and step 6 will make the write cycle fail, since the EEPROM Master Write Enable will time-out. If an interrupt routine accessing the EEPROM is interrupting another EEPROM access, the EEAR or EEDR Register will be modified, causing the interrupted EEPROM access to fail. It is recommended to have the Global Interrupt Flag cleared 7 during all the steps to avoid these problems.

	EEPROM		
	EEFKUM		
ware can poll this	ccess time has elapsed, the EEPE bit is cleared bit and wait for a zero before writing the next byte for two cycles before the next instruction is execu	. When EEPE has been set,	
The EEPROM Re address is set up EEPROM read. 1	EEPROM Read Enable and Enable Signal EERE is the read strobe to the in the EEAR Register, the EERE bit must be writte The EEPROM read access takes one instruction ately. When the EEPROM is read, the CPU is halt executed.	n to a logic one to trigger the , and the requested data is	
	poll the EEPE bit before starting the read operat her possible to read the EEPROM, nor to change		
	cillator is used to time the EEPROM accesses. T r EEPROM access from the CPU.	able 7-2 lists the typical pro-	
Table 7-2. EE	PROM Programming Time		
Symbol	Number of Calibrated RC Oscillator Cycles	Typ Programming Time	
EEPROM write (from CPU)	26,368	3.3 ms	
	ode examples show one assembly and one C	function for writing to the by disabling interrupts glob-	

Assembly Code Example	
EEPROM_write:	
; Wait for completion of previous write	
sbic EECR, EEPE	
rjmp EEPROM_write	
; Set up address (r18:r17) in address register	
out EEARH, r18	
out EEARL, r17	
; Write data (r16) to Data Register	
out EEDR, r16	
; Write logical one to EEMPE	
sbi EECR, EEMPE	
; Start eeprom write by setting EEPE	
sbi EECR, EEPE	
ret	
C Code Example	
void EEPROM_write(unsigned int uiAddress, unsigned char u	cData)
(
/* Wait for completion of previous write */	
while(EECR & (1< <eepe))< td=""><td></td></eepe))<>	
1	
/* Set up address and Data Registers */	
EEAR = uiAddress;	
EEDR = ucData;	
/* Write logical one to EEMPE */	
EECR = (1< <eempe);< td=""><td></td></eempe);<>	
/* Start eeprom write by setting EEPE */	
EECR = (1< <eepe);< td=""><td></td></eepe);<>	

Assembly Code Example	
EEPROM_read:	*
; Wait for completion of previous write	
sbic EECR, EEPE	
 rjmp EEPROM_read	
 ; Set up address (r18:r17) in address register	
out EEARH, r18	
out EEARL, r17	
; Start eeprom read by writing EERE	
sbi EECR, EERE	
; Read data from Data Register	
in r16,EEDR	
ret	
C Code Example	
unsigned char EEPROM_read(unsigned int uiAddress)	
{	
/* Wait for completion of previous write */	
while(EECR & (1< <eepe))< td=""><td></td></eepe))<>	
1	
/* Set up address register */	
EEAR = uiAddress;	
/* Start eeprom read by writing EERE */	
EECR = (1< <eere);< td=""><td></td></eere);<>	
/* Return data from Data Register */	
return EEDR;	
}	10
	1 10




Watchdog Timer

In Interrupt mode, the WDT gives an interrupt when the timer expires. This interrupt can be used to wake the device from sleep-modes, and also as a general system timer. One example is to limit the maximum time allowed for certain operations, giving an interrupt when the operation has run longer than expected. In System Reset mode, the WDT gives a reset when the timer expires. This is typically used to prevent system hang-up in case of runaway code. The third mode, Interrupt and System Reset mode, combines the other two modes by first giving an interrupt and then switch to System Reset mode. This mode will for instance allow a safe shutdown by saving critical parameters before a system reset.

WDTON ⁽¹⁾	WDE	WDIE	Mode	Action on Time-out	
1 0		0	Stopped	None	
1	0	1	Interrupt Mode	Interrupt	
1	1	0 System Reset Mode		Reset	
1	1	1	Interrupt and System Reset Mode	Interrupt, then go to System Reset Mode	
0	x	x	System Reset Mode	Reset	

Table 10-1.	Watchdog Timer Configuration

Watchdog Timer Suppose your application is heating a room Once the temperature is too high, the application should turn off Implement a watchdog timer: An independent heat sensor causes an ISR (e.g., external interrupt) when the measured temperature is low enough This ISR resets the watchdog and disables itself The main program regularly enables the ISR The watchdog will turn off the system if • The sensor breaks ightarrow no ISR will be called ightarrow the watchdog is not reset ightarrow the watchdog will count down to 0 and causes the system to be reset (with or without executing a watchdog ISR before reset) • The temperature is too high \rightarrow no ISR will be called \rightarrow etc. Safety: if sensor breaks or if temperature is to high, the system is reset In SW one can always reset the system if the temperature is too high, but how does it know whether the sensor that measures the temperature is functioning correctly? 14



		Wo	atche	dog	Time	r				
10. <mark>9</mark> .2	WDTCSR – Watchdog Tim	er Contro	I Registe	er						
	Bit	7	6	5	4	3	2	1	0	<u></u>
	(0x60)	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	WDTCSR
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Initial Value	0	0	0	0	х	0	0	0	
lions lo	the Watchdog set-up	mustion		ea seq	lences.	ine s	equenc	e for cl	earing	WDE an
changi	ng time-out configuration	on is as	follows	:						
changi 1. In	ng time-out configuration, wr the same operation, wr DE. A logic one must b	on is as ite a log	follows ic one t	: to the V	Vatchdo	og char	nge ena	ble bit	(WDCE	E) and



able 1	0-2. Wat	chdog Tir	mer Presc	ale Select	
WDP3	WDP2	WDP1	WDP0	Number of WDT Oscillator Cycles	Typical Time-ou V _{CC} = 5.0V
0	0	0	0	2K (2048) cycles	16 ms
0	0	0	1	4K (4096) cycles	32 ms
0	0	1	0	8K (8192) cycles	64 ms
0	0	1	1	16K (16384) cycles	0.125 s
0	1	0	0	32K (32768) cycles	0.25 s
0	1	0	1	64K (65536) cycles	0.5 s
0	1	1	0	128K (131072) cycles	1.0 s
0	1	1	1	256K (262144) cycles	2.0 s
1	0	0	0	512K (524288) cycles	4.0 s
1	0	0	1	1024K (1048576) cycles	8.0 s

Watchdog Timer

Another example from the datasheet without interrupt enable



Watchdog Timer

```
void WDT_off(void)
{
    __disable_interrupt();
    __watchdog_reset();
    /* Clear WDRF in MCUSR */
    MCUSR &= ~(1<<WDRF);
    /* Write logical one to WDCE and WDE */
    /* Keep old prescaler setting to prevent unintentional time-out */
    WDTCSR |= (1<<WDCE) | (1<<WDE);
    /* Turn off WDT */
    WDTCSR = 0x00;
    __enable_interrupt();
}</pre>
```

Watchdog Time	r
#include <avr wdt.h=""></avr>	
#include <avr eeprom.h=""></avr>	
#define eeprom_true 0 //Suppose you want to store a flag at p	osition 0
#define eeprom_data 1 //Suppose you want to store data at po	sition 1
ISR (WDT_vect)	
{	
<pre>eeprom_write_dword((uint32_t*)eeprom_data,mode);</pre>	//Write our current mode to EEPROM
eeprom_write_byte((uint8_t*)eeprom_true, 'T');	//Set write flag TRUE
}	
void Initialize(void)	
{	
all other initialization	
WDTCSR = (1< <wdce) (1<<wde);="" set="" td="" watc<="" =""><td></td></wdce)>	
WDTCSR = (1< <wdie) (1<<wde)="" (1<<wdp3);<="" td="" =""><td><pre>// Set WDT Int and Reset; Prescalar at 4.0</pre></td></wdie)>	<pre>// Set WDT Int and Reset; Prescalar at 4.0</pre>
}	
	22



 ECE3411 – Fall 2017

 Lab 4c.

 PWM: Signal Generation & Rectification Marten van Dijk

 Department of Electrical & Computer Engineering

 University of Connecticut

 Email: marten.van_dijk@uconn.edu

 Copied from Lab 6a, ECE3411 – Fall 2015, by

 Marten van Dijk and Syed Kamran Haider







6

Taskla: Frequency Correction

- Correct frequency of the resulting sine wave.
- Hint 1: Include **math.h** library and use sin() function to compute the sine value.
- Hint 2: Use TimerO to generate the argument to sin() function.

Task1b: Improving Signal Quality

- You are required to improve the quality of the resulting signal.
- Hint: Signal quality depends upon the number of steps taken from 0 to 2π to update duty cycle.
- Notice that for this task, _delay_ms() / _delay_us() function calls are not allowed.





Similar to Task1a; Correct the frequency of the resulting saw tooth waveform.

8

Task2b: Improving Signal Quality

- You are required to improve the quality of the resulting signal.
- Hint: Signal quality depends upon the number of steps taken in one sawtooth waveform cycle to update the PWM duty cycle.
- Notice that for this task, _delay_ms() / _delay_us() function calls are not allowed.



Department of Electrical and Computing Engineering

UNIVERSITY OF CONNECTICUT

ECE 3411 Microprocessor Application Lab: Fall 2017 Problem Set P4

There are 5 questions in this problem set. Answer each question according to the instructions given in at least 3 sentences on own words.

If you find a question ambiguous, be sure to write down any assumptions you make. **Be neat and legible.** If we can't understand your answer, we can't give you credit!

Any form of communication with other students is considered cheating and will merit an F as final grade in the course.

SUBMIT YOUR ANSWERS IN A HARDCOPY FORMAT.

Do not write in the box below

1 (x/24)	2 (x/20)	3 (x/30)	4 (x/16)	5 (x/10)	Total (xx/100)

Name:

Student ID:

1. [24 points]: Assume a clock frequency of $f_{clk} = 20$ MHz and the following initialization:

DDRD = 0x10; OCR1A = 39062; OCR1B = 13020; TCCR1A = 0b00110011; TCCR1B = 0b00011101;

Answer the following questions:

- **a.** In which mode is Timer1 running?
- **b.** What is the numerical value of 'TOP' for Timer1 in this mode?
- c. How much time (in seconds) does it take for Timer1 to complete one full cycle, i.e. going from BOTTOM \rightarrow TOP \rightarrow BOTTOM? Be as accurate as possible in your calculations.

d. Starting from the moment of Timer1's initialization, draw the waveforms of the TCNT1 register value and the pin PB2 value w.r.t. time. Please draw the waveform strictly according to the timing scale shown on X-axis, otherwise no credit will be given.



- e. In each full cycle of Timer1:
 - For how much time (in seconds) is PB2 low? Be as accurate as possible in your calculations.

• For how much time (in seconds) is PB2 high? Be as accurate as possible in your calculations.

2. [20 points]: The code given below generates PWM signal using Timer 1.

```
int main(void)
{
                    // Setting Port B as output
   DDRB = 0xFF;
   // Setting up Timer1
    OCR1A = 100;
    OCR1B = 30;
    TCCR1B |= (1<<WGM13) | (1<<WGM12); // Turn on Fast PWM mode
                                       // Fast PWM mode with OCR1A as TOP
   TCCR1A = (1 << WGM11) + (1 << WGM10);
    TCCR1A |= (1<<COM1B1) | (1<<COM1B0); // OC1B sets on compare match, clears at BOTTOM
    TCCR1B |= (1<<CS12);
                                        // Set pre-scalar to divide by 256
   while(1);
                // Nothing to do
}
```

a. At which pin of the microcontroller does this code produce the PWM signal? You may write the logical name of the pin if you don't remember the corresponding physical pin.

b. The figure below shows the TCNT1 register behavior over time. Draw the resulting PWM signal in the space provided below.



3. [30 points]: You have designed a digital thermometer using the ATmega328P ADC and the temperature sensor. The ADC is running on full resolution and its reference voltage is set to 1.1V. If the temperature sensor produces 314mV at $25^{\circ}C$ and its voltage sensitivity is $1mV/^{\circ}C$ then answer the following questions:

a. *Theoretically*, what is the **maximum** and **minimum** value of temperature that you can measure using this thermometer?

b. What is the **smallest change** in temperature (in $^{\circ}C$) that can be detected by this thermometer? Be as accurate as possible in your calculations.

c. If the ADC reference voltage is changed to 512mV, then what would be the smallest change in temperature (in $^{\circ}C$) that can be detected by this thermometer?

4. [16 points]: The code measures voltage every 1ms through ADC in sleep mode. The user can also send characters to the MCU over UART. The program keeps track of the average and standard deviation of the measurements over the last 50ms using a circular buffer for storing voltage values.

```
void Task_ADCMeasure(void)
{
    int8_t flag = 1;
    while (flag !=0) { flag = (UCSR0A ^ (1<<TXC0)) & ((1<<RXC0) | (1<<TXC0)); }
    sleep_cpu();

    //statistics over last window samples
    volt_index = ((1.0*Ain)/1024.00)*5.00; // 10 bit accuracy, AREF=5V
    volt = v_buffer[v_index];
    v_buffer[v_index] = volt_index;
    v_index++;
    v_index = (v_index % window);
    Sum1 = Sum1 - volt + volt_index;
    Sum2 = Sum2 - (volt*volt) + (volt_index * volt_index);

    // Computes Moving Average and Standard Deviation
}</pre>
```

a. Does the circular buffer approach shown in the code above produce accurate results for ADC noise measurement statistics? Explain your answer.

b. Can UART characters' reception be corrupted during the ADC operation shown above? Explain your answer.

5. [10 points]: Can you shortly describe what you have learned and feel confident about using in the future?

End of Problem Set



Department of Electrical and Computing Engineering

UNIVERSITY OF CONNECTICUT

ECE 3411 Microprocessor Application Lab: Fall 2017 Problem Set A4

There are 4 questions in this problem set. Answer each question according to the instructions given in at least 3 sentences on own words.

If you find a question ambiguous, be sure to write down any assumptions you make. **Be neat and legible.** If we can't understand your answer, we can't give you credit!

Any form of communication with other students is considered cheating and will merit an F as final grade in the course.

SUBMIT YOUR ANSWERS IN A HARDCOPY FORMAT.

Do not write in the box below

1 (x/28)	2 (x/30)	3 (x/20)	4 (x/22)	Total (xx/100)

Name:

Student ID:

1. [28 points]: Given that clock frequency $(clk_{I/O})$ of ATmega328P is 8MHz. Assume the following about the code snippet given below:

- Each one of instruction_1, instruction_2, ..., instruction_52 takes 4 CPU cycles.
- Evaluating while(1) statement takes zero CPU cycles.
- Evaluating if(!(ADCSRA & (1<<ADSC))) statement and executing its body take zero CPU cycles.

```
#define F_CPU 800000UL
#include <avr/io.h>
/* Main Function */
int main(void)
{
    /* Configuring ADC Control and Status Register A */
    ADCSRA = 0x86;
    while(1)
    {
        instruction_1;
        instruction_2;
        instruction_3;
        . . .
        . . .
        instruction_52;
        if( !(ADCSRA & (1<<ADSC)) )
        {
            ADCSRA |= (1<<ADSC); // Start A to D Conversion
        }
    } /* End of while(1) Loop */
} /* End of main() */
```

Answer the following questions about the code snippet.

a. Given that it takes 13 ADC cycles, how much time (in microseconds) does it take to complete one ADC conversion?

b. What prevents the condition "if(!(ADCSRA & (1<<ADSC)))" from being satisfied?

c. How much time (in microseconds) does it take to complete one iteration of "while(1)" loop?

d. What is the percentage of while(1) loop iterations for which the body of "if(!(ADCSRA & (1<<ADSC)))" condition is executed?</p>

2. [30 points]: Given that the clock frequency $(clk_{I/O})$ of ATmega328P is 16MHz, write a program that uses watchdog timer in interrupt and reset modes simultaneously. The detailed functionality of the program is as follows:

- (a) Upon the system startup/reset, a LED connected to PB5 lights up for 0.5s and then turns off.
- (b) After this, the main function starts blinking the LED at approximately 2Hz.
- (c) After 2 seconds, the watchdog interrupt occurs and it keeps blinking the LED at 8Hz until the system reset occurs.

To simplify the implementation, use _delay_ms() or _delay_us() routines inside while(1) loops to implement the LED blinking function.

The following figure shows the detailed timing of the LED for the desired system. Notice that, after the watchdog interrupt, it takes another watchdog timeout period for the system reset to occur.



Implement this system by filling the gaps in the provided code layouts of the subsections A, B and C. You may use the provided data sheet for your reference.

A. Initialization: (10 points)

Complete the function initialize_all(void) as instructed below:

// Define any variables here if needed

```
/* Initialization function */
void initialize_all(void)
{
    /* Configure the LED pin and implement the functionality of step (a) */
```

```
/* Configure the Watchdog timer in Reset & Interrupt mode */
/* Set a prescaler such that watchdog times out after 2 seconds */
```

/* Any other initializations here if needed */

```
} /* End of initialize_all() */
```

B. Watchdog timeout ISR Implementation: (10 points)

Write the ISR ISR(WDT_vect) to achieve the desired functionality.

```
/* Watchdog timeout ISR */
ISR(WDT_vect)
{
    /* Blink the LED at 8Hz using _delay_ms() or _delay_us() function */
```

} /* end of Watchdog timeout ISR */

C. Main Function Implementation: (10 points)

Write the function main() to complete the system functionality.

```
/* Main Function */
int main(void)
{
    /* Cleanup any aftereffects of Watchdog timeout reset */
```

```
initialize_all(); // Initialize everything
sei(); // Enable Global Interrupts
/* Event loop */
while(1)
{
    /* Blink the LED at 2Hz using _delay_ms() */
```

}

3. [20 points]: Assume a clock frequency of $f_{clk} = 16$ MHz. Read the following initialization and ISRs:

```
#define MIN_TICKS 15624
#define MAX_TICKS 62499
// PWM variables
volatile uint16_t duty_cycle;
volatile uint16_t time_period;
volatile uint8_t toggle_flag;
int percentage_duty_cycle;
void initialization ()
{
    DDRB \mid = (1 < < DDB2);
    time_period = MAX_TICKS;
    duty_cycle = time_period/4;
    toggle_flag = 0;
    // Setup Timer1
    OCR1A = time_period;
    OCR1B = duty_cycle;
    TCCR1A |= (1<<WGM11) | (1<<WGM10);
    TCCR1B = (1 < WGM13) + (1 < WGM12);
    TCCR1A \mid = (1 < COM1B1);
    TIMSK1 \mid = (1 << 0 CIE1A);
    TCCR1B |= (1 < CS12);
}
// Timer 1 Compare Match A ISR (TCNT1 = OCR1A)
ISR (TIMER1_COMPA_vect)
{
    if(toggle_flag)
    {
        if( time_period > MIN_TICKS)
        {
            time_period = time_period/2;
            duty_cycle = time_period/4;
        }
        else
        {
            toggle_flag ^= 1;
        }
    }
    else
    {
        if( time_period < MAX_TICKS)</pre>
```

}

```
{
    time_period = (time_period * 2) +1;
    duty_cycle = time_period/4;
    }
    else
    {
        toggle_flag ^= 1;
    }
}
OCR1A = time_period;
OCR1B = duty_cycle;
```

Starting from the moment of Timer1's initialization, draw the waveforms of the TCNT1 register value and the pin PB2 value w.r.t. time. Please draw the waveform strictly according to the timing scale shown on X-axis, otherwise no credit will be given.



4. [22 points]: Given that the clock frequency $(clk_{I/O})$ of ATmega328P is 16MHz, you want to implement two pins (A and B) that output PWM signals.

a. The frequency of each PWM signal is 1MHz, and the initial duty cycle of these two PWM signals is 50%. Please write the initialization function for timer0 (signal A) and timer1 (signal B).

```
void initialization ()
{
```

}

- **b.** The duty cycle of A and B (duty_cycle_A and duty_cycle_B) should be updated in the ISRs according to the following rules:
 - (a) For A: If duty_cycle_B > 90%, then duty_cycle_A = (1+duty_cycle_A)/2. If duty_cycle_B < 10%, then duty_cycle_A = duty_cycle_A /2. In other cases, duty_cycle_A does not change.
 - (b) For B: If duty_cycle_A < 50%, then duty_cycle_B = (1+duty_cycle_B)/2. If duty_cycle_A $\geq 50\%$, then duty_cycle_B = duty_cycle_B /2.

Please write the ISRs for these two timers.

```
ISR (TIMER0_COMPA_vect)
{
```

}

ISR (TIMER1_COMPA_vect)
{

}

End of Problem Set



Department of Electrical and Computing Engineering

UNIVERSITY OF CONNECTICUT

ECE 3411 Microprocessor Application Lab: Fall 2017 Independent LAB4

There are 2 independent lab questions in LAB4.

You may not discuss independent labs in any way, shape, or form with anyone else and you are not allowed to lookup solutions from other sources.

Any form of communication with other students or looking up solutions is considered cheating and will merit an F as final grade in the course.

Name:

Student ID:

1. [Pass/Fail points]: In this task, you need to design a digital thermometer using the ADC and an external temperature sensor. The thermometer should display the room temperature in both Celsius and Fahrenheits down to 1/10th of a degree.

You may refer to the provided data sheet of the temperature sensor (MCP9701A).

- **a.** First, connect a potentiometer to the ADC channel and sample the analog input voltage after every second.
 - The potentiometer should generate a variable voltage between 0V and 5V.
 - Print the current voltage (in millivolts) on LCD.
- **b.** Now replace the potentiometer with a temperature sensor (MCP9701A) to read the temperature every second.
 - Convert the input voltage from the temperature sensor to the equivalent temperature.
 - Print the temperature reading on LCD in both Celsius and Fahrenheits down to 1/10th of a degree.
 - Play with different resolutions of the ADC and different internal and external voltage reference values. What observations do you make?

Hint: The temperature sensor produces 400mV at 0 degree Celsius.

- 2. [Pass/Fail points]: Complete the following tasks.
- **a.** Your task is to extend the simple ADC voltage measurement code from Lab4b:Task1 with a watchdog timer:
 - The watch dog timer should be set up such that if ADC reads $\geq 4V$ continuously for a period of 4 seconds, only then a system reset must occur. Note that if ADC reads < 4V at anytime after reading $\geq 4V$ but before the 4 seconds widnow has elapsed, then the system reset should not occur.
 - Before entering the main loop print Starting . to the terminal (this allows you to see when a system reset actually occurs).
 - Print a counter value on LCD where the counter is incremented every second.
 - Before the system resets, the watch dog timer ISR should store in EEPROM the current value of the counter. This value should be loaded from EEPROM before entering the main loop and the counter should continue from this value onwards.

b. Analyzing Assembly Code: Analyze the assembly of the provided C code that programs *Timer*0 in CTC mode to trigger Compare Match A ISR after every 1ms:

```
#define F_CPU 16000000UL
#include <avr/io.h>
#include <inttypes.h>
#include <avr/interrupt.h>
// variables
volatile uint16_t compare_matches;
//-----
// All initializations
void initialize_all(void)
{
// Setup Timer0
TIMSK0 |= (1<<OCIE0A); // Enable Compare Match A Interrupt</pre>
OCR0A = 249; // 250 ticks
TCCR0A |= (1<<WGM01); // CTC Mode
TCCR0B |= (1<<CS01) | (1<<CS00); // Prescaler = 64 ==> Overflow every 1ms
}
//-----
// Timer 0 Compare Match A ISR
ISR (TIMER0_COMPA_vect)
{
compare_matches++;
}
//-----
int main(void)
{
initialize_all();
sei(); // Enable global interrupts
while (1);
}
 • Increment a global counter inside the Compare Match A ISR.
 • Use Atmel Studio debugger to see the Assembly code of your program.
 • By stepping through the Assembly instructions one by one in the debugger, explain the
```

sequence of branch and jump instructions executed to call the Initialization function and

• In particular, how does Interrupt Vector Table help in this regard?

TIMER0_COMPA_vect ISR.

End of LAB4